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Abstract An alternative to the single floating gate on a
standard EEPROM device could be a continuous semi
insulating layer in which the distribution of charge can
be controlled. By partial oxidation of porous silicon, a
new material named Oxide Passivated Nanocrystalline
Silicon (OPNSi) is formed, which has embedded Si
nanocrystals in a porous glass structure. With oxide
barriers between silicon nanocrystals, carriers can be
confined to the silicon crystallites or trapped at
interface states on the surface of these nanocrystals.
With the assistance of an electric field, carriers can
undergo direct tunneling through the very thin barriers
and alter the charge distribution within the OPNSi
layer. The placement of charge within the layer will
determine the field-effect on the underlying silicon
substrate. A nondestructive read would take place at
low control-gate bias, and possibly result in faster
write/erase cycles compared to traditional EEPROM.
Another fundamental limitation of today’s flash
EEPROM is that each memory cell requires a pass-gate
and a 3-terminal transistor structure, which limits the
size of each cell. The OPNSi Diode will also be
investigated as a possible candidate for a 2-terminal X
point array memory device.
-

I. Objective
The purpose of this project was to investigate the
feasibility of two different kinds of memory devices which
use OPNSi as the “memory material”. One of the memory
devices studied was a traditional EEPROM-like structure,
which focused on the effect of altering the charge
distribution within the 0.4j.tm thick OPNSi film. The
second approach involved investigating a two terminal
cross-point array concept by investigating the effect of
charge transport through the film.

to 1OMV/cm, which creates a steep bend in the Si02
energy band, forming a triangular potential barrier.
Electrons then tunnel through this thinned potential barrier,
upwards to the polysilicon floating-gate. Electrons are
transferred back and forth between the floating gate and
the substrate in order to store information. This
information is read by applying a much lower voltage bias
on the gate and measuring the resulting transistor current.
Floating gate

Figure 1. EEPROM F-N tunneling
—

The idea behind replacing the floating gate and
the thin oxide layer with OPNSi would involve the shifting
of charges between silicon nanocrystals. The formation of
porous silicon material introduces lots of surface area and
trap sites due to the electrochemical anodization of silicon.
The passivation of porous silicon with Si02 results in a
high density of interconnected silicon crystallites,
separated by very thin oxide layers (Figure 2). With the
assistance of an appropriate electric field, electrons tunnel
through this very thin oxide (—10-15A) layer and can
transfer between the silicon crystallites. Shifting the
charge distribution within this film will influence the field
effect on the underlying substrate, thus controlling the
threshold voltage (C-V shift) in the transistor (capacitor)
structure.

II. Introduction
Traditional EEPROM memory devices involve
Fowler-Nordheim (F-N) tunneling through a thin oxide
layer (100 A). A control gate, which is placed above the
floating gate separated by an oxide layer, controls the
source to drain current and the electric field across the
tunnel oxide (Figure 1). A high voltage on the control
gate, such as I 5V is used to increase the electric field close
24
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Figure 2. OPNS1 Diode Structure
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Figure 3. Fabricated Capacitor
An OPNSi capacitor was fabricated, as shown in
figure 3. A high voltage is used to write/erase the device,
whereas a low bias (or zero bias) can be used for a read
operation. A high positive voltage (write-bias) will shift
electrons up towards the OPNSiJLTO interface, causing
the capacitor to remain in inversion once returned to a
zero-bias condition. A high negative voltage (erase-bias)
will shift the distribution of electrons toward the
OPNSi/silicon interface, causing the capacitor to remain in
accumulation once returned to a zero-bias condition.
Since the direct tunneling takes place at a much
lower electric field as opposed to F-N tunneling, this type
of structure may result in lower operating voltages and
faster write/erase cycles. An OPNSi gate EEPROM may
also eliminate “over-erase” problems because of selflimiting charge redistribution due to Coulombic forces.
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FigureS. OPNSi Diode I-V Curve

III. Experimental Procedure
A series of experiments was designed to
investigate the effects of surface disorder prior to
anodization, film porosity, film thickness, passivation and
the anodized substrate type on the current transport in the
diode structure. Figure 5 illustrates a sample I-V curve for
one of these samples. The voltage at l00mA and the
differential conductance were recorded. After the analysis
of the resulting data, the following conditions were
determined to be the optimized values for the responses:
• Substrate Preparation
Induced surface disorder prior to anodization
1E14 ions/cm2 BF2 implant
900°C, 7 hours of steam oxidation
• Anodization Conditions
-Time:2min.
Current: l35mA. (J = 3.5mAIcm2)
• Porous silicon anneal (to form OPNSi)
900°C for 1 5mm.
-
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Figure 4. The Cross Point Array Concept
The cross point array concept is the idea of
making a 2 terminal (gate & substrate) memory device as
opposed to a 4 terminal (drain, gate, source & substrate)
memory device. This concept would require an I-V
hysteresis as opposed a C-V hysteresis. A reversible
change in resistance may result from an adjustable level of
trapped charge, resulting in different levels of charge
screening, thus effecting transport in conductive pathways
(Figure 4). The cross point array memory device could be
programmed and read through the same two terminals,
thus providing an increase in the packing density of
memory cells. A change in resistance for OPNSi diodes
(structure shown in figure 2) was initially observed after
applying a high forward or reverse bias (see figure 5).
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seen in figure 7. Another very important observation was
at “zero bias” testing. After “writing” the device was
programmed to inversion (capacitance 80pF), followed
by erasing which programmed the device to accumulation
(capacitance
I lOpF), immediately followed by a zerobias stability test. and pulling up the capacitance to 11 OpF,
zero volt “read” was performed. The purpose of this “read”
was to quantif~’ the charge holding capacity of this device.
After about 6 minutes of “zero bias”, the capacitance
relaxed back down to about 80 pF (Figure 8). This was a
key issue for this device. It was possible to store
25” information, however, the information was lost due to the
relaxation/redistribution of charge within the OPNSi film.
These results were consistent with observed
behavior during the I-V analysis fabricated OPNSi diodes
(without the LTO). A voltage shift of around 2V at
I OOmA forced current was induced by a +1- 20V bias prior
to the measurement. A voltage between 7.5V and 9.5V
could be observed at the same current level, depending
upon the preceeding bias. Although measureable, this
effect was very short-lived.

936pF

V Conclusion
The charge distribution in the OPNSi film was
determined to be unstable which caused the variation in the
voltage shift and capacitance values. OPNSi was also
~25”
25” determined to be a leaky material. It took 6 minutes to
discharge the capacitor and bring it to an equilibrium state
Voltage Sweep
(Figure 8). Also the write/erase voltages were too high (+/25V). Writing and erasing was too long (1 min.) OPNSi
Figure 8. Charge Relaxation I Memory Loss
does not seem feasible as a non-volatile memory device
because of the unstable charge distribution nature,
These optimized values were used to fabricate the
however, a dynamic two-terminal memory device may be
desired C-V structure (Figure 5). 1200A of low
feasible in the future. Fabricating more capacitor samples
temperature oxide (LTO) film was deposited by a lowwith an organized design of experiment will help explore
pressure chemical vapor deposition tool. This would form
the secrets of this material. Also investigating the effects
the insulating layer between the aluminum control gate and
of the porous silicon size on the C-V curves may be a
the OPNSi film. C-V measurements were performed on
strong lead in manufacturing these devices.
this device. A voltage sweep from —25 V to +25V was
chosen to observe the C-V hysteresis. The high positive
VI. Acknowledgements
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After completion of this testing, zero bias testing followed
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